Introduction to the Special Issue on the 46th European Solid-State Circuits Conference (ESSCIRC)
Welcome to this special issue of the Journal covering the 46th European Solid-State Circuits Conference, ESSCIRC 2016. The conference was held in Lausanne, Switzerland, September 13-15, 2016 . From the 94 papers presented at the conference, a selection of 21 papers was made for inclusion in this special issue. As Guest Editors, we have used the inputs of the technical program committee and the session chairs, as well as the audience ratings. The selected papers are briefly introduced below.
The first seven papers belong to the RF category. The first paper by Iotti et al. describes a scalable arrangement of coupled LC-tank oscillators in which up to four VCO cores can be engaged on demand to improve phase noise as required by the communication channel conditions. When four cores are on, the VCO achieves record-low phase noise in E-band for backhaul infrastructure.
The second paper by Salem et al. proposes a fully integrated switched-mode PA that can be directly connected to a 4.8 V battery while using only thin-oxide CMOS transistors. The design uses dynamically configured stacked and flying class-D PA cells arranged in a so-called "House of Cards" architecture to deliver high efficiency at back-off levels.
The third paper by Monaco et al. introduces a high-resolution phase rotator for advanced serial interfaces. It linearly interpolates between eight phases spaced by π/4 and is continuously tuned by an analog/digital calibration loop. Realized in 28nm FDSOI CMOS, the 7-bit phase rotator consumes 18.6 mW at 11 GHz.
The fourth paper by Shin and Harjani describes a 4-channel polyphase-FFT I/Q filter implemented in 65nm CMOS. It uses passive switched-capacitor circuits to channelize wideband signals using linear-phase FIR filter bank with narrower mainlobe width and lower side-lobe amplitudes than in a standard FFT.
The fifth paper by Xiao et al. demonstrates a wideband transmit/receive (T/R) switching function without using any explicit switches in the signal path. The idea is to reconfigure the power amplifier as a low-noise amplifier in the receive mode and to utilize only DC controls to enable T/R switching. Implemented in 65-nm CMOS, the transmitter outputs up to 20 dBm with 32.7% efficiency.
The next two papers are from industry. The sixth paper by Erett et al. discloses Xilinx' 0.5-16.3 Gb/s multi-standard serial link transceiver in 16nm FinFET technology. It pays special attention to the high-speed input/output interfaces. The seventh paper by Yan et al., reveals Broadcom's 802.11a/b/g/n/ac WLAN RF transceiver for 2x2 MIMO and capable of simultaneous dual-band operation. It is realized in 40-nm CMOS and its integrated power amplifier produces up to 29 dBm saturated power.
The following three papers are power management papers. The fourth paper by Butzen and Steyaert proposes a switched-capacitor DC-DC converter that uses a multiple-input multiple-output approach to generate multiple DC voltages using only the parasitic capacitance already present in monolithic SC converters. Together with scalable parasitic charge distribution, these DC voltages can be used to power control blocks and gate drivers. This allows to achieve a peak efficiency of 98.9%.Paper number nine by Kar et al. describes a fully inductive buck voltage regulator combining wirebond inductance with on-chip capacitance. The regulator is all-digital for easy integration in standard CMOS technology. An auto-tune engine is added to compensate for passive variations. The chip was processed in 130-nm technology Paper ten by Jiang et al. is also a DC-DC converter that employs digital techniques to enhance compatibility with CMOS processes and reduce design time complexity. A special ripple reduction scheme is added that achieves a up to 4x ripple reduction. The chip was processed in 130-nm CMOS.
Next we have two very interesting digital processors. Paper number eleven by Raina et al. is an accelerator for blind image deblurring. The clever architecture presented in the paper leads to a 56x reduction in processing time for a reference size image. Configurability in the kernel size and number of iterations gives a 10x energy scalability. The chip was fabricated in 40-nm CMOS. The second processor, paper number twelve by Keller et al. is a Risc-V SoC with an integrated power manager. Actually the power manager is based on a second, smaller, Risc-V core that can observe the main cores state and influence it voltage and frequency accordingly. No need to say that this leads to utmost flexibility in terms of dynamic power control. The chip was processed in 28-nm FD-SOI Paper number thirteen by Jiang et al. describes a magnetic sensor that is not only very accurate but also very stable over temperature. It is designed for contactless current measurements. The main highlight is a novel multipath arrangement of hall sensors and pickup coils. The circuit is processed in 180 nm technology.
The fourteenth paper by Wu et al. is about an all-digital PLL. At its heart is a fine resolution delta-sigma Time-to-Digital converter. It realizes an error feedback topology, which is employed in the ADPLL to achieve low phase noise of the PLL via higher-order noise shaping in the loop. The ADPLL also contains a digitally controlled oscillator with nearly an octave frequency range. The chip is processed in 40-nm CMOS.
The next two papers deal with design methodologies and their application to circuit design. Paper number fifteen presents a design methodology that exploits standard cell design with differential transmission gate logic to enable ultra-low voltage and energy-efficient operation, together with variation resiliency and high speed in microcontroller systems. The methodology is demonstrated with two prototype ICs in 40-nm CMOS. Paper sixteen proposes a methodology to compile ADCs from a SPICE netlist, a technology rule file, and an object definition file into a layout that is free from DRC and LVS errors. The method is applied to compile a 9-bit 20 MS/s 3.5 fJ/conv.step SAR ADC in 28 nm FDSOI.
The following two papers describe analog-to-digital converters. Paper number seventeen presents a single-channel calibration-free 12b ADC sampling at 600MS/s, which is based on a hybrid architecture incorporating a pipelined and an asynchronous SAR ADC. The circuit is implemented in 28-nm UTBB FD-SOI and exploits extensively forward body bias (FBB) to enhance performance. Paper number eighteen discusses a VCO-based continuous-time ΔΣ modulator, which includes a fully-digital phase extended quantizer that doubles the VCO quantizer resolution compared to prior art, and a tri-level resistor DAC that enables a dynamic power saving.
Paper number nineteen describes a true random number generator (TRNG) based on a discrete-time chaotic map approach, which shares the coarse-ADC with a subranging SAR ADC to achieve area reduction. The system is designed for RFID applications requiring both data conversion and random number generation for secure communications.
Paper number twenty reports on a hybrid SAR-VCO ΔΣ Capacitance-to-Digital Converter which is implemented in 40-nm CMOS. The circuit samples a reference voltage on the sensing capacitor and quantizes the charge stored by a 9-bit SAR ADC. The residue is fed to a ring VCO and quantized in the time domain. The outputs of the two stages are combined to obtain a quantized output with first-order noise shaping.
The last paper presents a 4th-order continuous-time Follow-the-Leader-Feedback (FLFB) low-pass filter. The superior FLFB noise behavior is exploited together with a custom implementation based on combination of Active-RC/Active-gm-RC cells to bring power consumption down to 12.6 mW. The circuit achieves 21.5 dBm in-band IIP3 and 87μVRMS input-referred noise integrated in the 22.5 MHz band.
